Aldec Riviera 2006.02
Riviera is a high-performance ASIC and large FPGA verification
solution. A common ke el simulator supports VHDL, Verilog, EDIF,
SystemC, SystemVerilog, SVA, OVA and PSL in a unified, advanced
debugging environment.
.Extensive Language Support
.Compilation
.Simulation
.Simulation Databases
.Debugging
.Scripting and Batch Processing
.Support for C/C++/SystemC
.Assertion Based Verification
.Coverage
.Profiler
.Partner Interfaces
.64-bit Computing
.Linting
PtShare DVD Creator 1.25 ALGOR Designcheck 19.1 Multilanguage (1 cd) Mark Ripley America And Biological Warfare eBooK ImTOO DVD to iPod Converter 4.0.39.0117 Direct Mail 1.7.1 for MacOSX and PowerPC